In previous studies clock control has 
Introduction
In this paper we consider improving the testability of a synchronous finite state machine (fsm) by clock control. In practice, fsm's appear in stand-alone controller circuits or as parts of data path-controller circuits. In the latter case, the data path usually has good controllability and observability and is easier to test than the controller. For example, the architecture level test generator of Lee and Pate1 [7] could generate tests for the data-path faults in less than onethird as much time as tests for the controller faults. Further, their tests for the data-path faults had significantly higher fault coverage. This motivates us to consider synthesis-based techniques to improve the testability of fsm circuits.
The basic idea of clock control is to divide FFs in
the circuit so that the clock input of FFs in each group could be enabled independently in a test mode. The 0-8186-7755-4/96 $05.00 0 1996 IEEE normal mode is achieved by enabling all groups simultaneously. Figure 1 illustrates an implementation for a two-clock control of the FFs in the circuit. In the $1 ($2) test mode, only the clock to the first (second) group of FFs is enabled, therefore only the selected group of F:Fs can change their state. This scheme can be generalized to more than two clocks by splitting the system clock in the test mode into more than two lines. If the original circuit is viewed as a fsm the test modes provide extra state transitions absent in the original machine, potentially simplifying navigation between states. This is illustrated in Figure 2 for the state transition graph of a modulo-8 counter where the leftmost bit is controlled by 41 and the other two bits are controlled by &. New transitions added by clock control are shown by appropriately labeled dotted edges and occur anytime a normal transition causes a change in both grouips of bits, e.g. from state 011 to 100. Significantly, the new transitions originate by the restriction of the normal (functionall) transitions to enabled clock groups, henice they do not involve extra logic.
As is evident from Figure 1 , the area overhead in implementing clock control is quite small with the primary contribution coming from test-mode pin(s) and the steering logic shown. in the figure. Unlike scan, there is no requirement for global signal routing. Fur- thermore, because the extra logic does not appear in the functional logic, there is no time penalty.
The implementation in Figure 1 has negligible delay penalty but may not be readily acceptable to designers because it requires modification to the clock distribution logic. A logically equivalent implementation that avoids this problem but may add some area and delay costs is possible by adding a 2-input mux at the input of each FF. Under a clock-enable control the mux can either steer the current value of the FF or a new value from the data input. The clock-enable line is then used to group the FFs for two-clock control. With modern synthesis methods, the area and time penalties due to the mux can be minimized by considering it as part of the functional logic before optimization.
The original approach to clock control [l] suggested static grouping of the FFs for n-clock control and outlined a multi-dimensional extension of the time-framebased algorithm for test generation. The approach has since been extended in several different ways by us and others. Cycles and long paths in the state-transition graph can cause excessive search in a time-frame based test generator [3], hence we suggested a FF grouping scheme to reduce the number of cycles and the path lengths in each partition [4] . More recently, the clockcontrol idea has been extended to include dynamic grouping of FFs [2] , delay testing [6] , and control of difficult-to-reach states in test generation [5, lo] .
In all of the previous works, clock control is added as a post-design step to a given circuit to improve its controllability. (This is also true of scan methods; unlike scan, clock control invariably requires analyzing the topology or the function of the circuit.) Some methods also required the use of multiple clocks. The purpose of the present work is to incorporate testability in an earlier step in the design of a fsm to suggest a state assignment which results in a design that is easy to control and observe. After state assignment, standard synthesis tools can be used to optimize the circuit implementation. Remarkably, we show that with just two clocks it is possible to achieve state controllability and Due to space limitations, all proofs are omitted from
Split Coding System
Let [n] denote the set (0, ...) n -1). The coding
is inductively defined as follows:
Notation: Arithmetic operations (plus, minus) on the index set and on the first and second components will be modulo m . 2k, modulo m, and modulo 2k, respectively, except when mentioned otherwise. Notation: An arbitrary code word will be denoted by
Definition:
The difleerence between N ( i ) and N ( j ) will be denoted as A ( N ( j ) , N ( i ) ) , and given by j -i. Example 1: The 12 distinct code words of the split code for m = 3 and k = 2 is shown in Table 2 . Normally, successive code words differ in both the first and second values. The exception occurs whenever N ( j -1) = (a,b) and 2a 2 2 k . Then, the next code only changes in the first value.
(a,b) or (@,W.
Basic Properties
We state without proof several properties of the coding system introduced above.
PI The code mapping
bijection, i.e. one-to-one and onto.
In particular, when ai 2 k, the difference is 1.
Definition:
A sequence of code words
Example 2:
In the example code shown in Table 2 , the sequence N(5), N(9), N(O), N ( 2 ) is monotonic but the sequence N ( 5 ) , N(O), N(9) is not monotonic.
Of particular interest to us are the monotonic sequences in which the successive code words can be reached by a single move as defined below.
Then the three single moves from an arbitrary state N ( j ) are: 
Application to Two-Clock Testability
In this section we show how the split coding system can be employed effectively to solve the state control and observation problems for finite state machines.
Encoding for Enhanced Control
We adopt a two level encoding scheme for circuit states. First, encode the states of the fsm by split codes, (a,b) , and use two clocks $1 and $2 to control the FFs of a and b, respectively. Next, assign optimal binary codes to the two parts using available schemes.
We assume the state-transition graph of the circuit has a Hamiltonian Cycle (HC). Let SO, Sl , . . . , where, the arrows without a subscript denote normal transitions. The transition sequence, being monotonic, does not step out of the machine (functional) states.
The example illustrates the ease with which twoclock control allows navigation between states. In cases in which the number of states (p) is smaller than the number of code words ( m .2&), Theorem 1 cannot be applied directly and we must ensure that the machine does not reach an unassigned code-word state in the test mode. The following theorem states a bound on the length of a navigation sequence in which only functional states are reached. 
State Observation
For observing the state of the machine, we add two extra Mealy-type binary outputs. Consider first the simpler problem of initial state identification in which the first component of the code word is known to be zero, i.e., the state to be observed is encoded with a The underlined bit of / 3 in each case represents the ath bit that is produced as the b output (shown above the right arrow in each case). It can be seen that the first two output bits match the rightmost bits of the initial / J and the next two bits of the output are the complement of the corresponding bits of the initial p. provided that the transition does not involve S,-l + so.
We use an additional output bit a to determine a, 
Results
We have analyzed the MCNC benchmark circuits to determine which of the state graphs contain Hamiltonian cycles. We have also determined a sufficient number of edges that must be inserted into the state graph to enable a HC for those circuits that do not initially admit such a cycle.
We obtained our results via a program that implemented an enumerative algorithm for finding Hamiltonian circuits in a directed graph [8] . For those state graphs that did not contain Hamiltonian cycles, we modified the program to provide feedback allowing us to incrementally insert appropriate edges until a HC existed. The existence of a HC in the modified graph was subsequently verified.
As illustrated in Table 3 , nearly one-third (16 of 53) of the circuits in the MCNC benchmark set contain Hamiltonian cycles. Another 15 of the circuits w i l l contain a HC if only one (well-selected) edge is inserted into the circuit. A summary of the number of edges necessary for a circuit to have at least one HC is given in Table 3 . Note that the results given for those circuits requiring insertion of more than one edge are sufficient but may not be minimal.
A comparison of the circuit areas required for four circuits synthesized using our clock control model, using no design-for-testability (DFT) method, and synthesized for full-scan are shown in Table 4 . The synthesis results were obtained using SIS [ll] and have been normalized with respect to the no-DFT case. The synthesis results for the clock-control method were performed using state assignments obtained from the split-coding model and using the ordering of states that provided a HC through the states. Many possible encodings are possible due to the possible existence of more than one HC, to using different starting states in the HC, or to using different contiguous groups of p code words. Future investigation will explore the many possible encodings for logic optimization. In Table 4 , one circuit, s510, contained an initial HC and required no additional edges while only one edge was added to the other three circuits tested (lion9, s208, and s420). In all cases the area necessary for the clock control circuits was less than that of the full scan circuit.
Conclusion
We have presented a state encoding technique that improves the testability of the synthesized fsm circuit through clock control. The current technique requires that the states of the machine be connected in a single cycle of transitions. Our results on benchmark circuits show that such a cycle either already exists (for 30% of the circuits) or can be created by the addition of a small number of new transitions. The results also show that the area penalty over non-DFT circuits is small and compare favorably with scan realizations. Furthermore, the number of clock cycles required to initialize or observe a state in our scheme are comparable to those required in scan designs.
Our future work will evaluate other ways to extend the method to machines that do not have a Hamiltonian cycle of normal transitions. One possibility is to cover all the states with a~i few cycles as possible and use the cycle index as an additional parameter in the test mode. Another possiblity is to cover all the states with a single cycle that is not necessarily Hamiltonian. We also p h to develop a test generation algorithm that can exploit the enhanced testability due to clock control.
